View ICS93732_280891.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Integrated Circuit Systems, Inc.
ICS93732
Low Cost DDR Phase Lock Loop Zero Delay Buffer
Recommended Application: DDR Zero Delay Clock Buffer Product Description/Features: * Low skew, low jitter PLL clock driver * Max frequency supported = 266MHz (DDR 533) * I2C for functional and output control * Feedback pins for input to output synchronization * Spread Spectrum tolerant inputs * 3.3V tolerant CLK_INT input Switching Characteristics: * CYCLE - CYCLE jitter (66MHz): <120ps * CYCLE - CYCLE jitter (>100MHz): <65ps * CYCLE - CYCLE jitter (>200MHz): <75ps * OUTPUT - OUTPUT skew: <100ps * DUTY CYCLE: 49.5% - 50.5%
Pin Configuration
DDRC0 DDRT0 VDD DDRT1 DDRC1 GND SCLK CLK_INT N/C VDDA GND VDD DDRT2 DDRC2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 GND DDRC5 DDRT5 DDRC4 DDRT4 VDD SDATA N/C FB_INT FB_OUT N/C DDRT3 DDRC3 GND
28-Pin 209mil SSOP 28-Pin 173mil TSSOP
Block Diagram
FB_OUTT
Functionality
INPUTS 2.5V (nom) 2.5V (nom) OUTPUTS AVDD CLK_INT CLKT CLKC FB_OUTT PLL State on on
SCLK SDA SDATA
Control Logic
DDRT0 DDRC0 DDRT1 DDRC1 DDRT2 DDRC2 DDRT3
L H
L H
ICS93732
H L
L H
FB_INT PLL CLK_INT
DDRC3 DDRT4 DDRC4 DDRT5 DDRC5
0578I--05/18/05
ICS93732
Pin Descriptions
PIN # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 PIN NAME DDRC0 DDRT0 VDD DDRT1 DDRC1 GND SCLK CLK_INT N/C VDDA GND VDD DDRT2 DDRC2 GND DDRC3 DDRT3 N/C FB_OUT FB_INT N/C SDATA VDD DDRT4 DDRC4 DDRT5 DDRC5 GND PIN TYPE DESCRIPTION OUT OUT PWR OUT OUT PWR IN IN N/C PWR PWR PWR OUT OUT PWR OUT OUT N/C OUT IN N/C I/O PWR OUT OUT OUT OUT PWR "Complimentary" Clock of differential pair output. "True" Clock of differential pair output. Power supply, nominal 2.5V "True" Clock of differential pair output. "Complimentary" Clock of differential pair output. Ground pin. Clock pin of I2C circuitry 5V tolerant "True" reference clock input. No Connection. 2.5V power for the PLL core. Ground pin. Power supply, nominal 2.5V "True" Clock of differential pair output. "Complimentary" Clock of differential pair output. Ground pin. "Complimentary" Clock of differential pair output. "True" Clock of differential pair output. No Connection. Feedback output, dedicated for external feedback. True single-ended feedback input, provides feedback signal to internal PLL for synchronization with CLK_INT to eliminate phase error. No Connection. Data pin for I2C circuitry 5V tolerant Power supply, nominal 2.5V "True" Clock of differential pair output. "Complimentary" Clock of differential pair output. "True" Clock of differential pair output. "Complimentary" Clock of differential pair output. Ground pin.
0578I--05/18/05
2
ICS93732
Absolute Maximum Ratings
Supply Voltage (VDD & AVDD) . . . . . . . . . . -0.5V to 3.6V Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . GND -0.5 V to VDD +0.5 V Ambient Operating Temperature . . . . . . . . . 0C to +85C Case Temperature . . . . . . . . . . . . . . . . . . . . 115C Storage Temperature . . . . . . . . . . . . . . . . . . -65C to +150C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
Recommended Operation Conditions
TA = 0 - 70C; Supply Voltage AVDD, VDD = 2.50V 0.20V (unless otherwise stated) PARAMETER SYMBOL Analog / Core Supply Volta AVDD Input Voltage Level V IN Output Differential Pair VOC Crossing Voltage CONDITIONS MIN 2.3 2 1.23 TYP 2.5 2.5 1.25 MAX 2.7 3 1.32 UNITS V V V
66/100/133/166MHz, VDD=2.50V
Electrical Characteristics - Input / Supply / Common Output parameters
TA = 0 - 70C; Supply Voltage AVDD, VDD = 2.50V 0.20V (unless otherwise stated) PARAMETER Operating Supply Current Output High Current Output Low Current High Impedance Ouptut Current High-level Output Voltage Low-level Output Voltage Output Capacitance1 SYMBOL I DD2.5 I DDPD I OH I OL I OZ VOH VOL CONDITIONS RT = 120W, CL = 12 pF at 100MHz RT = 120W, CL = 12 pF at 133MHz CL=0 pF VDD = 2.5V, VOUT = 1V VDD = 2.5V, VOUT = 1.2V VDD = 2.7V, VOUT = V DD or GND VDD = min to max, I OH = -1mA VDD = 2.3V, I OH = -12mA VDD = min to max, I OH = 1mA VDD = 2.3V, I OH = 12mA VI = V DD or GND 2 2.25 1.95 0.05 0.3 3 MIN TYP 236 263 -33 33 MAX 300 300 100 -29 37 10 UNITS mA mA mA mA mA V 0.1 0.4 V pF
-48 29
COUT 1. Guaranteed by design, not 100% tested in production.
0578I--05/18/05
3
ICS93732
Timing Requirements
TA = 0 - 70C; Supply Voltage AVDD, VDD = 2.50V (unless otherwise stated) SYMBOL CONDITIONS freqop Operating Clock Frequency Input Voltage level: 0-2.50V 1 dtin Input Clock Duty Cycle Clock Stabilization1 t STAB from VDD = 2.5V to 1% target frequency 1. Guaranteed by design, not 100% tested in production. PARAMETER MIN 22 40 TYP 50 MAX 340 60 100 UNITS MHz % s
Switching Characteristics
TA = 0 - 70C; Supply Voltage AV DD, V DD = 2.50V 0.20V (unless otherwise stated) PARAMETER Cycle to cycle Jitter1,2 Phase Error1 Output to output Skew1 Duty Cycle (Sign Ended)1,3 Rise Time, Fall Time4 SYMBOL t c-c t pe Tskew DC t R , tf 66 MHz to 100MHz 101MHz to 267 MHz Load=120/14pF 49.5 49 CONDITIONS 66 MHz 100 / 125/ 133/167MHz 200/267MHz MIN TYP 100 48 47 20 50 49.4 579 MAX 120 65 75 150 100 50.5 51 950 UNITS ps ps ps % % ps
-150
Notes: 1. Refers to transition on noninverting output. 2. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle=twH/tc, where the cycle (tc) decreases as the frequency goes up.
0578I--05/18/05
4
ICS93732
General I2C serial interface information
The information in this section assumes familiarity with I2C programming. For more information, contact ICS for an I2C programming application note.
How to Write:
Controller (host) sends a start bit. Controller (host) sends the write address D4(H) ICS clock will acknowledge Controller (host) sends a dummy command code ICS clock will acknowledge Controller (host) sends a dummy byte count ICS clock will acknowledge Controller (host) starts sending first byte (Byte 0) through byte 6 * ICS clock will acknowledge each byte one at a time. * Controller (host) sends a Stop bit
How to Write:
Controller (Host) Start Bit Address D4(H) Dummy Command Code ACK Dummy Byte Count ACK Byte 0 ACK Byte 1 ACK Byte 2 ACK Byte 3 ACK Byte 4 ACK Byte 5 ACK Byte 6 ACK Stop Bit ICS (Slave/Receiver)
How to Read:
* * * * * * * * Controller (host) will send start bit. Controller (host) sends the read address D5 (H) ICS clock will acknowledge ICS clock will send the byte count Controller (host) acknowledges ICS clock sends first byte (Byte 0) through byte 6 Controller (host) will need to acknowledge each byte Controller (host) will send a stop bit
* * * * * * * *
How to Read:
Controller (Host) Start Bit Address D5(H) ICS (Slave/Receiver)
ACK
ACK Byte Count ACK Byte 0 ACK Byte 1 ACK Byte 2 ACK Byte 3 ACK Byte 4 ACK Byte 5 ACK Byte 6 ACK Stop Bit
Notes:
1. 2. 3. 4. 5. The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes. To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued. At power-on, all registers are set to a default condition, as shown.
6.
0578I--05/18/05
5
ICS93732
Bytes 0 to 4 are reseved power up default = 1. This allows operation with main clock.
Affected Pin BYTE 5 Pin # Name Bit 7 2, 1 DDR0(T&C) Bit 6 4, 5 DDR1(T&C) Bit 5 Bit 4 Bit 3 13, 14 DDR2(T&C) Bit 2 17, 16 DDR3(T&C) Bit 1 Bit 0 Note: PWD = Power Up Default BYTE Affected Pin 6 Pin # Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 24, 25 DDR4(T&C) Bit 2 Bit 1 26, 27 DDR5(T&C) Bit 0 Note: PWD = Power Up Default Bit Control 0 1 DISABLE ENABLE DISABLE ENABLE DISABLE ENABLE DISABLE ENABLE -
Control Function Output Control Output Control Reserved Reserved Output Control Output Control Reserved Reserved
Type RW RW X X RW RW X X
PWD 1 1 1 1 1 1 1 1
Control Function Reserved Reserved Reserved Reserved Output Control Reserved Output Control Reserved
Type X X X X RW X RW X
Bit Control 0 1 DISABLE ENABLE DISABLE ENABLE -
PWD 0 0 0 1 1 1 1 1
0578I--05/18/05
6
ICS93732
N
c
L
INDEX AREA
E1
E
12 D
A2 A1
A
In Millimeters In Inches SYMBOL COMMON DIMENSIONS COMMON DIMENSIONS MIN MAX MIN MAX A -2.00 -.079 A1 0.05 -.002 -A2 1.65 1.85 .065 .073 b 0.22 0.38 .009 .015 c 0.09 0.25 .0035 .010 SEE VARIATIONS SEE VARIATIONS D E 7.40 8.20 .291 .323 E1 5.00 5.60 .197 .220 0.65 BASIC 0.0256 BASIC e L 0.55 0.95 .022 .037 N SEE VARIATIONS SEE VARIATIONS 0 8 0 8 VARIATIONS N 28
10-0033
-Ce
b SEATING PLANE .10 (.004) C
D mm. MIN 9.90 MAX 10.50 MIN .390
D (inch) MAX .413
Reference Doc.: JEDEC Publication 95, MO-150
209 mil SSOP
Ordering Information
ICS93732yFLF-T
Example:
ICS XXXX y F LF- T
Designation for tape and reel packaging RoHS Compliant Package Type F = SSOP Revision Designator (will not correlate with datasheet revision) Device Type Prefix ICS = Standard Device
0578I--05/18/05
7
ICS93732
N
c
L
INDEX AREA
E1
E
12 D
In Millimeters SYMBOL COMMON DIMENSIONS MIN MAX A -1.20 A1 0.05 0.15 A2 0.80 1.05 b 0.19 0.30 c 0.09 0.20 D SEE VARIATIONS E 6.40 BASIC E1 4.30 4.50 e 0.65 BASIC L 0.45 0.75 N SEE VARIATIONS 0 8 aaa -0.10 VARIATIONS
In Inches COMMON DIMENSIONS MIN MAX -.047 .002 .006 .032 .041 .007 .012 .0035 .008 SEE VARIATIONS 0.252 BASIC .169 .177 0.0256 BASIC .018 .030 SEE VARIATIONS 0 8 -.004
A2 A1
A
-Ce
b SEATING PLANE
N 28
D mm. MIN 9.60 MAX 9.80 MIN .378
D (inch) MAX .386
aaa C
Reference Doc.: JEDEC Publication 95, MO-153 10-0035
4.40 mm. Body, 0.65 mm. pitch TSSOP (0.0256 Inch) (173 mil)
Ordering Information
ICS93732yGLF -T
Example:
ICS XXXX y G LF - T
Designation for tape and reel packaging RoHS Compliant Package Type G = TSSOP
Revision Designator (will not correlate with datasheet revision)
Device Type Prefix ICS = Standard Device
0578I--05/18/05
8
ICS93732
Revision History
Rev. I Issue Date Description 5/18/2005 Added LF Ordering Information to TSSOP package. Page # 8
0578I--05/18/05
9

▲Up To Search▲

Price & Availability of ICS93732

	To Download ICS93732 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .